The phase shift full bridge (PSFB) converter allows high efficiency power conversion at high frequencies through zero voltage switching (ZVS); the parasitic drain-to-source capacitance of the MOSFET is discharged by a resonant inductance before the switch is gated resulting in near zero turn-on switching losses. Typically, an extra inductance is added to the leakage inductance of a transformer to form the resonant inductance necessary to charge and discharge the parasitic capacitances of the PSFB converter. However, many PSFB models do not consider the effects of the magnetizing inductance or dead-time in selecting the resonant inductance required to achieve ZVS. The choice of resonant inductance is crucial to the ZVS operation of the PSFB converter. Incorrectly sized resonant inductance will not achieve ZVS or will limit the load regulation ability of the converter. This paper presents a unique and accurate equation for calculating the resonant inductance required to achieve ZVS over a wide load range incorporating the effects of the magnetizing inductance and dead-time. The derived equations are validated against PSPICE simulations of a PSFB converter and extensive hardware experimentations. Index Terms DC-DC power conversion, quasi-resonant converter, phase shift full bridge, zero voltage switching. The authors are with the School of Systems Engineering, The University of Reading, England. Corresponding author: Michael Hallworth.
I. INTRODUCTION
High frequency power conversion allows the use of smaller magnetic components resulting in a real-estate advantage. However, an increase in frequency also increases the switching losses and thus limits the efficiency of the power converter. Switch-on losses result from the energy stored in the output capacitance of a MOSFET, from drain-to-source, being discharged as the MOSFET is turned on. The energy dissipation during this hard switching event is proportional the square of the voltage across the MOSFET [1] , [2] . Soft switching of the MOSFET, in the form of ZVS, can be used to turn the switch on with zero voltage across the drain-to-source junction and thus near zero turn-on losses. Soft switching in this manner eliminates turn-on switching losses and increases the overall efficiency of converters [3] , [4] , [5] . Soft switching with IGBTs can also be achieved [6] , however, for the topology discussed in this paper the analysis is performed using MOSFET switches. Furthermore, it may be preferable to use zero current switching at zero crossing with IGBTs rather than ZVS [7] .
Resonant converters offer one method of achieving soft switching. However, in order to achieve load regulation the switching frequency of the converter is varied around the frequency of its resonant tank [8] ; this presents some disadvantages. The conduction losses within resonant converters can be significant [9] and the frequency is modulated over a large range which is not ideal for the design of magnetic components [9] , [10] .
The advantages of soft switching can be applied to conventional PWM converters by combining the PWM switch with a resonant tank [2] to create a quasi-resonant converter (QRC). Constant frequency of operation, a desirable attribute of PWM converters, can then be used with soft switching converters through a phase shift control technique.
The phase-shift full-bridge (PSFB) converter is an example of a soft switching converter topology which provides high frequency and high efficiency conversion [1] , [10] .
In order to achieve soft switching in a PSFB converter an additional inductance is typically added to the primary current path to form the resonant inductance. This resonant inductance is often partly formed by the leakage inductance of the transformer present in the PSFB converter topology. The leakage inductance of the transformer does not necessarily need to be minimized as a larger resonant inductance allows ZVS over a greater load range.
Additional leakage inductance can even be added to the transformer in order to increase the size of the resonant inductance [11] . During the transition intervals the energy stored in the resonant inductance is used to charge and discharge the parasitic capacitances of the MOSFET in a quasi-sinusoidal manner resulting in near zero voltage across the drain-to-source terminals of the MOSFET switches. In practice, as the intrinsic diode of the MOSFET will now be conducting, there will be a negative forward diode drop across the drain-to-source terminals. However, generally this is small in comparison to the supply voltage. Following this transition interval, the switches can be turned on with near zero turn-on losses.
The resonant inductance limits the maximum voltage gain of the converter as the current must commutate during each switching cycle. The result is an effective duty applied to the secondary side output filter that is less than the primary side duty [12] . An unnecessarily large resonant inductance would achieve ZVS but would also result in longer transition times and reduce the maximum voltage gain of the converter by increasing the period referred to as the lost duty period, ΔD. Conversely, a resonant inductance that is too small would not fully charge or discharge the parasitic drain-to-source capacitances and thus ZVS would not be achieved. Previous analyses [13] , [14] , [15] , [16] do not include the effects of the dead-time between switching with respect to achieving ZVS. This paper explains why this factor is important and how ZVS can be lost if the correct resonant inductance is not selected for a specified dead-time.
An investigation by Sabate et al. [13] determined that the resonant inductance should store equal energy to that stored in the parasitic capacitances that need to be charged or discharged within the system. The energy required for this resonant transition depends upon the total capacitance which is a combination of MOSFET output capacitance and any transformer winding capacitances. However, this method may result in an insufficient value of resonant inductance as ZVS will not be achieved if the resonant inductor current reaches zero before the final switch is turned on at the end of the dead-time. This will occur when the dead-time is greater than the resonant transition time; as is the case for most converters.
Furthermore, a critical current has been identified [13] below which ZVS is lost for a specific resonant inductance. This analysis has provided some insight into the point at which the converter will re-enter hard switching. However, to date there have been no precise methods of selecting a resonant inductance in order to guarantee ZVS for a specified minimum load. Therefore at low loads ZVS could be lost. The model presented in this paper addresses this issue and the resulting equations allow the designer to achieve ZVS with the widest possible load regulation.
It has been identified that the magnetizing current can also assist in the resonant transition and allow ZVS over a greater load range [14] , [17] where normally the resonant inductor current would no longer be sufficient. This additional magnetizing current is beneficial at light loads [15] . An equation is given for the maximum magnetizing inductance possible to achieve ZVS [16] . However, none of the current analyses offer a method for calculating the resonant inductance whilst taking into consideration the magnetizing inductance. The model described in this paper includes the effects of the magnetizing current across the entire load range; this current would be significant in transformers with a low magnetizing inductance. Methods exist to improve the ZVS range of the PSFB converter, by inserting additional reactive or magnetic components [18] , [19] , [20] , [21] , [22] . However, these methods have the disadvantage of further complexity. The analysis presented in this paper refers to the standard PSFB converter defined by and credited to Steigerwald [23] .
Whilst an increased magnetizing current would assist in both the resonant transitions and achieving ZVS, it would also increase the conduction losses of the converter due to the increased circulating current. Therefore, the magnetizing inductance should be maximized in order to reduce this circulating current. Alternatively, a method of reducing this current such as using a split primary winding [24] or additional switches and switching intervals [25] could be employed. However, both of these methods required additional switches or magnetic components which will increase the physical dimensions of the converter and component cost. Whilst this may be acceptable in some applications, it is important to consider the most efficient mode of operation of the conventional PSFB converter before inserting additional components to increase the ZVS range. The analysis provided in this paper can be applied to variants of the conventional PSFB converter that aim to increase this range further still. Building on the aforementioned work, this paper presents a method for calculating the resonant inductance required to achieve zero voltage switching over a wide load range taking into consideration all of the pertinent design characteristics. This method is verified through a design example. Section II describes the equation for calculating the required resonant inductance for the ZVS load range. In Section III a steady state analysis of the PSFB converter is given in order to derive the terms necessary to calculate the resonant inductance. The analysis presented in Section III incorporates the magnetizing inductance and dead-times into the equations defining the key currents and voltages for each sub-interval of one steady state switching cycle.
The derived equations are verified in Section IV using thorough PSPICE simulations of a PSFB design example and detailed experimental results from a comparative hardware implementation. Oscilloscope plots are also provided.
This design example shows that, with a known magnetizing inductance and dead-time, the additional inductance required to achieve ZVS can be calculated accurately.
II. ANALYTICAL CALCULATION OF RESONANT INDUCTANCE

A. PSFB Converter Operation
The PSFB converter, in its original form [23] , is shown in Figure 1 . Switches S A and S B in Figure 1 are driven with complimentary PWM with a dead-time inserted between switching. The same principle applies to switches S C and S D .
In Figure 2 the operation of the PSFB converter is shown over half of the switching period. Figure 2a shows the gate drive signals for switches S B and S C and the voltage across the drain-source terminal and thus parasitic capacitance of these switches. The voltage across the parasitic capacitance of switch S C is discharged to zero by the action of the resonant inductance during time period t 4 to t 5 and the switch could be turned on with ZVS after t 5 , however, the dead-time lasts until t 6 . If the resonant inductance were too small the current through the inductance would collapse to zero before the complete resonant charge or discharge of capacitances could occur;
ZVS would not be achieved. ZVS will be lost if the ramping current through the resonant inductor reaches zero before the final switch in the sequence is turned on at t 6 , at the end of the dead-time. The diode in anti-parallel with the final switch would become reverse biased and the voltage across the switch would increase to the supply voltage. Thus, the resonant inductance must be sized such that, at minimum load, the current through the resonant inductance reaches zero immediately following the end of the dead-time when the final switch is turned on.
Calculating the resonant inductance to achieve this requirement will inherently minimize the lost duty period, ΔD during t 6 to t 7 , increasing the range for which the converter can regulate, and maintaining ZVS for the minimum load; previously this process has not been achieved analytically. The work presented in this paper gives rise to an equation for calculating the resonant inductance incorporating the length of the dead-time and guaranteeing ZVS across the load range. The current through the resonant inductance when the switch is turned on, at time t 6 , will be zero for the minimum inductance required to achieve ZVS. This requirement provides the premise for calculating the required resonant inductance.
B. Calculating Resonant Inductance for ZVS
Consider the trace representing I LR during period t 5 to t 6 in Figure 2c . For the minimum inductance required in order to achieve ZVS at t 6 , I LR must have ramped from the value at t 5 to zero at t 6 . Using the equation for inductance in (1):
The equation for calculating the required resonant inductance is expressed analytically in (2):
Thus, the resonant inductor size is calculated based on the resonant inductor current, I LR , ramping to zero from the value of the current at time t 5 . Where V LR (t 5 , t 6 ) is the voltage across the resonant inductor during the time period t 5 to t 6 and I LR (t 5 ) is the current through the resonant inductance at time period t 5 as shown in Figure 2c .
The current through the resonant inductance at time period five, I LR (t 5 ), and the voltage across the resonant inductance will be derived through detailed circuit analysis of the PSFB converter provided in Section III of this paper. The analysis of the converter is performed over half of the switching period; the remaining half period is identical but opposite in sign. This half switching period is subdivided into eight intervals, t 0 to t 7 , and a full description of each time interval is provided in Section III.
III. EQUATION DERIVATION
The converter operates at a switching frequency f s and T = 1/f s . The factor of T /2 appears in many of the equations herein as the analysis is performed over one half of the switching period. The remaining half of the switching period is identical but uses the opposite pair of switches. The operation of the PSFB converter is described by a set of equations relating the key currents and voltages. The voltage across the primary windings of the transformer is derived for each subinterval. This will allow the equations necessary for calculating the resonant inductance to be derived.
The following terms are defined:
D Primary side duty.
Active-to-passive resonant transition time. n.V P RI (t) Voltage across the secondary windings of the transformer at time t. I P Current through the primary path/resonant inductance at the start of the half switching period. At the end of the half switching period it is the same magnitude but opposite in sign.
I MAG Current through the magnetizing inductance at the start of the half switching period. At the end of the half switching period it is the same magnitude but opposite in sign.
I S Current through the secondary path/output inductor at the start of the half switching period.
The analysis of the converter in this section derives the changes in three key currents as there are three current loops within the PSFB converter circuit:
Current through resonant inductance and primary current path.
Furthermore, three key voltages are derived in order to determine these key currents:
Voltage across the magnetizing inductance, and thus primary windings of the transformer V P RI (t).
V L0 (t) Voltage across the output inductor.
These key voltages and currents are solved to find the voltage across the primary winding of the transformer V P RI (t). All steps necessary to repeat the derivation and achieve the same results are given.
A. Operation During t = t 0 to t 1 During this period switches S A and S D are on (S B and S C are off). The supply voltage V S is applied across the resonant and magnetizing inductance and power is delivered to the load. The reflected output current, plus the magnetizing current, is flowing through the primary current path, I LR (t). This period lasts for D EF F . T 2 and is the power delivery interval. The key changes in current over this time period are defined as:
Where Δt is the duration of the time interval. During this time interval, V L0 (t), V LR (t) and V LM (t) are effectively constant. Therefore the rate of change of current will also be constant as the supply voltage V S is clamped across the resonant and magnetizing inductance. The relationship between the changes in current over each time period is derived using the reflected output current, the current through the resonant inductance, the current through the magnetizing inductance and Kirchhoff's current law at the beginning and end of each time period. This relationship is given in (6) .
The key voltages (7) to (9) are derived by analyzing the voltages around the closed loops of the PSFB converter during this time period. These are substituted into Equations (3) to (5) in order to find the change in inductor currents over this time period.
Finally, (3) to (5) are substituted into (6) in order to derive an equation for the voltage across the primary winding of the transformer during this time interval. The equation is solved for V P RI (t) and the result is given in (10).
This process is repeated for all of the subintervals. Finding an equation for the primary voltage allows the current through the resonant inductance to be calculated; this equation will be used later in the derivation to ultimately determine the resonant inductance required in order to achieve ZVS.
when t 0 ≤ t < t 1 .
B. Operation During t = t 1 to t 2 (active to passive transition time)
At the beginning of this period switch S A turns off and switch S D remains on. This period is the active to passive zero voltage transition period and the duration of this period is given in Equation 11 [14] .
At the end of this period the voltage at point A in Figure 1 
The relationship between the changes in current remains the same as (6) in the first interval as the reflected output current is still flowing through the primary current path. However, the three key voltages change during this period.
It has been identified that the primary current during this interval is much larger than that required to charge and discharge the parasitic capacitances [13] . Thus, the change in each voltage is almost linear during this period. The voltage across the resonant inductance at the beginning of the time period, t 1 , and at the end of the time period, t 2 , can therefore be defined by analyzing the voltages around the closed loop at each of these respective time periods.
The voltage across the inductances at the beginning and end of this time period are defined in (15) to (18) .
The voltage across the output filter inductor is the same as the previous interval. The integrations of (12) to (14) are performed using the voltages defined in (15) to (18) .
C. Operation During t = t 2 to t 3
This period lasts for t DT − t 1,2 . Current freewheels around the loop through the intrinsic diode of the MOSFET
when t 2 ≤ t < t 3 .
D. Operation During t = t 3 to t 4
At the beginning of this period, switch S B turns on with zero voltage across it. The current freewheeling around the primary is shared between the intrinsic diode and MOSFET channel of S B . This freewheeling period is equal to the time when duty is not applied to the primary winding of the transformer minus two dead-time periods. This is defined in (24) .
During the freewheeling period there is a positive voltage across L M and a negative voltage across L R . The dot end of the primary winding is positive and the dot end of the secondary is also positive.
when t 3 ≤ t < t 4 .
E. Operation During t = t 4 to t 5 (passive to active transition time)
At the end of the freewheeling period S D is turned off marking the beginning of this period. The voltage at point B in Figure 1 will rise from zero to V S + V MD . The magnetizing inductance will oppose this change by generating a positive voltage at the bottom of the transformer primary windings with respect to the dot at the top. Thus, the voltage across the secondary will start to fall.
However, when the secondary voltage reaches below the conduction voltage of the bridge diodes, all four diodes in the bridge will attempt to turn off, cutting off the output inductance from the primary current path. The output inductance will attempt to maintain the current and will impress a back EMF in such a way that all secondary bridge diodes will become forward biased at the same time.
At this point the voltage across the secondary is clamped to near zero as all of the bridge diodes are conducting and consequently the voltage across the primary is also forced to near zero. Hence, the full V S + V MD voltage will be impressed across the resonant inductance. The energy stored in the resonant inductance is the sole inductance that attempts to maintain the flow of current in the primary path as the output inductor is now effectively disconnected from the primary. Therefore this transition period is fundamentally different to the previous transition period.
The capacitor across switch S D is charged and the capacitor across switch S C is discharged in a time t 4,5 . This period is the passive to active zero voltage transition period and is equal to one quarter of the resonant period as calculated in (29) [13] . The resonant tank is formed from the resonant inductance, L R , and a combination of the parasitic non-linear drain-source capacitances of the MOSFETs combined with any transformer winding capacitance,
At the end of this period, the voltage at point B in Figure 1 is clamped at one forward diode drop above the supply voltage as the diode in anti-parallel with switch S C is now forward biased. Current through the primary can now begin increasing in the opposite direction to the previous cycle.
The voltages during this period can be described as one quarter of a sine wave whilst the resonant capacitors charge and discharge. However, the transition time periods are short in comparison to the other intervals within the switching period. Therefore, a straight line transition can be used to describe the changes in current during this interval as the difference between using a sinusoid and straight line is minor, as will be shown in both the simulated and experimental results. The changes in current over this time period are defined as:
Where the voltages at the beginning and end of this time period are:
By the end of this period the voltage across the secondary winding of the transformer will collapse to near zero as all of the rectifying diodes become forward biased clamping the secondary winding to near zero volts.
Thus, the voltage across the primary side of the transformer will also collapse to near zero by the end of this period. This transition can be described by a straight line equation using the value of V P RI (t) at the end of the last period.
F. Operation During t = t 5 to t 6
During this period switch S B is on and current is flowing through the diode in anti-parallel with switch S C .
The voltage at point B in Figure 1 remains clamped at one forward diode drop above the supply voltage during this period which lasts for t DT − t 4,5 . The current in the primary continues to ramp towards zero in the opposite direction to the previous time periods.
It is imperative that the switch S C is turned on at the end of this period before the primary current reaches zero.
If switch S C is not turned on, and the primary current reaches zero, the voltage at point B will fall very rapidly from one diode drop above the supply voltage to zero. ZVS would be lost as the voltage across switch S C would no longer be near zero.
Given (42), the voltage across the primary of the transformer remains at near zero for this period.
G. Operation During t = t 6 to t 7
At the end of the last period, t 6 , the dead-time will have expired. The switch S C is turned on with zero voltage across it momentarily before the primary current reaches zero. This event marks the beginning of this period in which both switches S C and S B are on. The supply voltage V S is impressed across L R and L M . However, the voltage across V P RI (t), and thus L M (t), is still clamped to zero by the bridge rectifying diodes. The current through the resonant inductance and primary current path is therefore forced to ramp in the opposite direction through zero and towards a negative value.
During this period switch S C and S B are on and power should be being delivered to the load. However, no power is delivered to the load as the voltage across the secondary winding is clamped to near zero. This effect accounts for the reduced duty period on the secondary side of the transformer and is referred to as the lost duty period, ΔD. This lost duty increases in size as the resonant inductance size increases. Therefore, the resonant inductance should be kept to the minimum value required in order to achieve ZVS across the desired load range and to keep this duty cycle loss period to a minimum.
The end of this period occurs when the secondary current becomes equal to the output inductor current. At this point the output inductor current can be fully supplied from the transformer secondary current. Only at this point can some of the rectifying diodes in the bridge turn off; the diodes change state and become a bridge rectifier again.
This period lasts for (D − D EF F ) . T 2 and ends when the primary current reaches the negative of the starting current, −I P .
The key currents at the end of this time period, t 7 , are equal in magnitude to the starting currents:
All of the equations necessary for calculating the required resonant inductance in (2) have now been defined.
The full equation for calculating the resonant inductance is given in (51).
Where t 4,5 is defined in (29) . The required key current, I LR (t 5 ), can now be calculated given the change in currents over each of the time periods.
Where the initial primary current is given in (53).
The full equations for each of the resonant inductor current time periods are presented in the Appendix.
IV. EQUATION VERIFICATION
As was the case in the work by Sabate et al. [13] , an iterative algorithm to calculate the required resonant 
Following this, all of the values required to calculate the resonant inductance are known. The new value for the resonant inductance is found using (51) and this process is repeated until a suitably accurate value of resonant inductance is found which does not differ between two consecutive calculation runs.
The derived equations are verified through the use of a simulated and experimental PSFB design. Table I provides the specification for the PSFB design. For this example, a steady inductance accurate to eight decimal places is reached after fifteen iterations. The required inductance is calculated at the minimum load at which ZVS should be achieved, 2.0Ω. The required resonant inductance is calculated as:
A. Simulation Verification
First, the equations describing the operation of the converter are verified against a PSPICE simulated PSFB converter using the example PSFB design. The simulation has a maximum step size of 1ns and is run for 5ms by which time the converter is operating in steady state. Tables II and III compare the calculated and simulated values for the key voltages and currents respectively during each time interval. The key voltages given in Table II are taken at the mid point of the time interval. The change in the key currents over each time interval are given in Table III .
There is excellent correlation between the two sets of results and the percentage difference is small, less than 2%, for all of the time intervals. The straight line equation discussed earlier to describe the key voltages during the transition periods t 1,2 and t 4,5 produces accurate results for the calculated change in current. The difference between the calculated and simulated results during these transition intervals is always less than 10mA. These results indicate that the derived time interval equations are an accurate representation of the PSPICE converter simulation. This is further confirmed in the next section through a hardware verification.
B. Hardware Verification
A PSFB converter is constructed in hardware using a transformer with a turns ratio of n = 2/6. This transformer is accurately characterized in order to determine the leakage inductance. An OMICRON Labs Bode 100 vector network analyzer is used to perform a frequency sweep to measure the impedance of the transformer. An additional inductance of 7.5μH is combined in series with the measured leakage inductance of 0.64μH. The total measured resonant inductance is 8.14μH at 200kHz. The D and D EF F equations are recalculated using L R = 8.14μH. 
A TMS320F28035 microcontroller from Texas Instruments is used to provide the PWM driving signals for the MOSFETs of the full bridge converter. A microcontroller is chosen as this provides a convenient method of adjusting the phase shift and dead-time on-the-fly without the need to change component values. It also allows the system to be run with a specified fixed duty, or phase shift, for direct comparison to the simulated example. This also eliminates the issue of flux imbalance in the transformer core as the net volt-second product applied to the core is zero. A controller could be implemented, however, the solution must address the issue of flux imbalance within the core and prevent saturation which would result in considerable core losses. This can be implemented using the same microcontroller through means of peak current mode control [26] . The results taken from the hardware implementation show an excellent correlation with the calculated results. The dashed vertical line at t = 0 indicates that the resonant inductor primary current crosses the zero axis precisely as the switch is turned on. Ringing on the primary and secondary windings is commonplace with PSFB converters and severely increases the overall losses of the converter. This will be shown in Section IV-D. It is possible to clamp this ringing using clamping diodes, however, this is at the expense of increased losses at light loads [27] . Figure 4a shows a zoomed oscilloscope plot of the voltage across the parasitic drain-to-source capacitor of the MOSFET (Ch4) collapsing to zero before the MOSFET is turned on with a 2.0Ω load (60% of full load) precisely as predicted by the equations. The hardware verification uses L R = 8.14μH as the resonant inductance, calculated using the proposed design method, and 166.67ns of dead-time. The MOSFET turns on with zero voltage across it and thus minimal turn-on losses. Furthermore, the primary current through the resonant inductor crosses zero immediately after the switch is turned on; thus minimizing the lost duty period.
In Figure 4b the load resistance is increased to 2.25Ω. This is beyond the design point used in the proposed equations for achieving ZVS. Therefore, according to the equations, ZVS should be lost at this point. In Figure   4b the drain-source voltage initially collapses to zero and the switch could be turned on with zero voltage across it, however, the dead-time lasts until t 6 . The current through the resonant inductor collapses to zero and thus the voltage across the switch begins to increase. However, at this point the dead-time expires and the switch is turned on with some voltage across it. Therefore this is not zero voltage switching and has been accurately predicted by the equations. Similarly in Figure 4c the load resistance is increased further to 2.5Ω and the current through the resonant inductor collapses the zero sooner. The switch is turned on with voltage across it and thus losses.
In Figure 4d the load resistance has been decreased to 1.25Ω, increasing the current through the resonant inductor.
ZVS is achieved comfortably at this load level. However, the duty cycle loss period, ΔD extends until t 7 as the current through the resonant inductance must ramp to the reflected output current. This further confirms the importance of selecting the minimum resonant inductance required to achieve ZVS.
C. Comparison to Other Models
Previous work [13] has suggested that the size of the required resonant inductance is solely based on the energy stored in the parasitic capacitances at the time when the passive-to-active switches must be turned on. In (54) the equation for calculating the resonant inductance under this condition is presented [13] .
When the design parameters given in Table I are entered into (54), the result is calculated as L R = 2.14μH.
This is considerably less than the L R = 8.14μH calculated using the proposed design equations. It has already been shown in Figure 4b that ZVS is lost as the operation of the converter passes the design point of I O = 2.5A, and the output current decreases, with L R = 8.14μH. Therefore, it is clear that ZVS would not be achieved at this design point with a smaller resonant inductance of L R = 2.14μH. This smaller value of resonant inductance is because previous analyses did not take in to consideration the length of dead-time in the calculation of the resonant inductance. Furthermore, the more complete model proposed in this paper includes the contribution from the magnetizing current which would assist in ZVS.
D. Optimum Efficiency
The efficiency plot of the PSFB converter is provided in Figure 5 . This Figure proves the duty cycle loss period, ΔD, has been reduced to a minimum at this point whilst achieving ZVS as shown in the previous Figure 4a . The overall efficiency can be increased by addressing the issue of ringing across the transformer windings and the reverse recovery loss of the rectifying diodes. These factors contribute a significant proportion of losses in PSFB converters [28] . This proof of concept design confirms the validity of the equations, however, it also suffers from a significant loss overhead which reduces the overall efficiency.
E. Parameter Variations
The equation for calculating the required resonant inductance has now been fully defined and verified. Therefore, it is now possible to examine how this required resonant inductance varies with the other design parameters. In Section I it was suggested that transformers with a low magnetizing inductance and thus high magnetizing current could achieve ZVS for a wider load range as this magnetizing current assists in the resonant transition [14] , [17] .
In Figure 6a , the required resonant inductance is calculated for varying values of magnetizing inductance. All of the remaining design parameters remain the same as in Table I . The relationship between the two inductances confirms this statement. It can be seen that the required resonant inductor approaches an asymptote as the magnetizing inductance increases and thus the magnetizing current becomes small in comparison to the resonant inductor current. Furthermore, in Section II it was suggested that as the required dead-time increases so too would the required resonant inductance as the current through the resonant inductor must not cross the zero axis before the dead-time expires and the next switch is turned on. Figure 6b shows the relationship between the fixed dead-time and the required resonant inductance. The figure supports this statement. Thus, it is advantageous for the dead-time to be as small as is required by the MOSFET switches and gate drive circuitry. 
V. CONCLUSION
The work presented in this paper builds on previous analyzes of the PSFB converter [13] , [12] , [29] to include the effects of the magnetizing inductance and dead-time into the operation of the converter. This paper presents an entirely new and unique set of design equations that allow the resonant inductance to be analytically calculated in order to achieve ZVS across a wide load range given a fixed magnetizing inductance and dead-time. The method used in this paper has been verified through simulations and finally a hardware implementation.
The hardware verification indicated that ZVS is achieved from full load to minimum load. The analysis presented in this paper has shown that ZVS can be achieved for a minimum load if the resonant inductor current reaches zero immediately after the end of the dead-time. Furthermore, the relationship between magnetizing inductance, dead-time and required resonant inductance has been investigated.
The equation given for L R enables the resonant inductance to be selected in order for ZVS to be achieved. The 
